




BLOCK DIAGRAM




POWER ON SEQUENCE





POWER DELIVERY MAP







Processor Icc(max)	I _{MAX} Iout gain: 900 mV = I _{MAX}	POC Gain Setting VID3~5
Disabled	-	000
Icc(max) ≤ 40 A	40 A	001
40 A < Icc(max) ≤ 60 A	60 A	010
60 A < Icc(max) ≤ 80 A	80 A	011
80 A < Icc(max) ≤ 100 A	100 A	100
100 A < Icc(max) ≤ 120 A	120 A	101
120 A < Icc(max) ≤ 140 A	140 A	110
140 A < Icc(max) ≤ 180 A	180 A	111

	Function	Default
VID0	MSI0	Low
VID1	MSI1	High
VID2	MSI2	High
VID3	IMON CONFIG0	Low
VID4	IMON CONFIG1	Low
VID5	IMON CONFIG2	High
VID6	RESERVED	Low
VID7	VRD SELECT	Low
PSI#	RESERVED	Low













FOXCONN PCEG

Title CPU-4:DDR3_CHA		
Size A3	Document Number H55MXV	Rev B00
Date: Wednesday, April 21, 2010		
Sheet 7 of 50		








FOXCONN®

FOXCONN PCEG

Title		CPU-6:POWER	
Size	A3	Document Number	H55MXV
Date:	Wednesday, April 21, 2010	Sheet	9 of 50




update by wesley 0715




FOXCONN

FOXCONN PCEG

Title			CPU-7:GND
Size	A3	Document Number	H55MXV
Date:	Wednesday, April 21, 2010	Sheet	10 of 50







FOXCONN PCEG


Title DDR3 CONN:CHA_1		
Size A3	Document Number H55MXV	Rev B00
Date: Wednesday, April 21, 2010	Sheet 11	of 50

CHANNEL B BANK 1
SMB ADDRESS:010




PCIE16







FOXCONN PCEG

Title			PCIE 16X Slot		
Size	Document Number		H55MXV		Rev
A3					B00
Date:	Wednesday, April 21, 2010		Sheet	13	of 50





FOXCONN PCEG

Title		CLOCK GEN	
Size	A3	Document Number	H55MXV
Date:	Wednesday, April 21, 2010	Sheet	14 of 50




Boot BIOS Select




Boot Device	GNT1	GNT0
LPC	0	0
PCI	1	0
Reserved	0	1
SPI *	1	1



FOXCONN PCEG

Title	PCH-1:PCI		
Size	Document Number	H55MXV	
A3		Rev	500
Date:	Wednesday, April 21, 2010	Sheet	15 of 50






BOARD ID TABLE		
GP37	GP39	BOARD STYLE
1	1	6K
1	0	8K







Title		
PCH-3:SATA/HOST/FAN		
Size	Document Number	Rev
A3	H55MXV	B00
Date: Thursday, December 24, 2009		
Sheet 17 of 50		






FOXCONN PCEG


Title			PCH-5:NVRAM/ONFI Conn		
Size	Document Number				Rev
A3	H55MXV				500
Date:	Wednesday, April 21, 2010			Sheet	19 of 50





FOXCONN PCEG







Title		PCH-7:DISPLAY	
Size	A3	Document Number	H55MXV
Date:	Wednesday, April 21, 2010	Sheet	20 of 50
Rev	500		








SATA x 6



FOXCONN PCEG

Title			SATAx4/ESATA Buffer
Size	Document Number	H55MXV	
A3		Rev	500
Date:	Wednesday, April 21, 2010	Sheet	24 of 50

PCIE X1 SLOT










FOXCONN PCEG

Title			PCIE X1 Slot
Size	Document Number	H55MXV	
A3		Rev	500
Date:	Wednesday, April 21, 2010	Sheet	25 of 50

PCI SLOT 1

IRQ: FGHE
IDSEL: AD17
REQ/GNT: 0









FOXCONN PCEG

Title			PCI SLOT 1
Size	Document Number	H55MXV	
A3			Rev 500
Date:	Thursday, December 24, 2009	Sheet	26 of 50

PCI SLOT 2

IRQ: GFEH
IDSEL: AD18
REQ/GNT: 1





FOXCONN

FOXCONN PCEG

Title			PCI SLOT 2
Size	Document Number	H55MXV	
A3			Rev 500
Date:	Wednesday, April 21, 2010	Sheet	27 of 50




Front USB Header X4






FOXCONN PCEG

Title		
Front USB Header		
Size	Document Number	Rev
A3	H55MXV	500
Date:	Wednesday, April 21, 2010	Sheet 28 of 50




VDD33 VREG















	00	01	10	11
LED0	TX/RX	LINK 10/1000 /ACT	TX	LINK 10/ACT
LED1	LINK 100	LINK 100/1000 /ACT	LINK	LINK 100/ACT
LED2	LINK 10	FULL	RX	FULL
LED3	LINK 1000	LINK 1000	FULL	LINK 1000/ACT


VDD12 VREG



Title		LAN:RTL8111C	
Size	Document Number	H55MXV	
B		Rev B00	
Date:	Wednesday, April 21, 2010	Sheet	29 of 50





LAN/USB CONNECTOR






FOXCONN PCEG


Title			LAN/USB CONN		
Size	A3	Document Number	H55MXV		
Date:	Wednesday, April 21, 2010		Sheet	30	of 50




BUZZER/Speaker Header




JACK SENSE








Front_Audio



































SPDIF OUT Header





COM2 HEADER




IT8721BX Power On Strapping Options

Symbol	value	Description
JP3	Flashseg1_EN	1 Disabled.
Pin 124	0	Flash I/F Address Segment 1 is enabled
JP4	K8PWR_EN	1 K8 power sequence function is disabled
Pin 126	0	K8 power sequence function is enabled
JP3 & JP5	FAN_CTL_SEL	10 The default value of EC Index 15h/16h/17h is 40h(Fan half speed)
Pin 124 & 46	01	The default value of EC Index 15h/16h/17h is 7fh(Fan off)
00	00	The default value of EC Index 15h/16h/17h is 00h(Fan full speed)
JP5	WDT_EN	1 Disable WDT to rest PWROK
Pin 46	0	Enable WDT to rest PWROK
JP2 & JP6	VIDO_SEL	11 Disable VID/SVID output pins
Pin 122 & 29	10	For AMD platform(serial)
	01	For Intel platform
	00	For AMD platform(parallel)




File		SIO-ITE8720	
Size	C	Document Number	H55MXV
Date	Wednesday, April 21, 2010	Sheet	33 of 50




SPI



PS2 KB / MS



TPM/TCM Connector




LPT PORT

FOXCONN


FOXCONN PCEG

Title		PCI SLOT
Size	Document Number	H55MXV
Date:	Wednesday, April 21, 2010	Sheet 35 of 50


CPU FAN




SYSTEM FAN



VGA





FOXCONN PCEG


Title			DVI-I (Analogy)		
Size A3	Document Number		H55MXV		Rev 500
Date:			Wednesday, April 21, 2010		
Sheet			38 of 50		



FOXCONN PCEG


Title			BUZZER
Size	Document Number	Rev	
A3	<i>H55MXV</i>	500	
Date:	Wednesday, April 21, 2010	Sheet	39 of 50

ATX POWER CONNECTOR




RESUME RESET LOGIC

Front I/O Header



S0 : Power LED is on;
S1 : Power LED is blinking;
S3~S5: Power LED is off.

Front Panel Switch/LED					
HD_LED+	1	2	Power		
HD_LED-	3	4	Power LED(Green)		
GND	5	6	Power button		
Reset button	7	8	Detect pin		
Detect pin	9	10	Key		



FOXCONN PCEG



Title

ATX CONN/RESUME RESET


Size A3 Document Number H55MXV Rev 500

Date: Wednesday, April 21, 2010 Sheet 40 of 50


+V_1.05_PCH



SMB ISOLATE





VR_READY DEFENSIVE (PCH POWEROK)



FOXCONN PCEG

Title			POWER-1:LINEAR POWER-1
Size	Document Number	H55MXV	
A3		Rev	X00
Date:	Wednesday, April 21, 2010	Sheet	41 of 50

5V_DUAL




HI= S4/S5 5VDUAL FORM 5VSB
Low= S4/S5 5VDUAL TURN OFF

S5	S3	NODE	5VDUAL
H	H	X	5VCC
H	L	X	5VSB
L	X	H	5VSB
L	X	L	Shutdown

3D3V_SB

Max. output current = 3A



Vout=Vref(1+R2/R1)+IadjR2
R1 is Up Resistor.
Iadj=50uA
Vref=1.25V




FOXCONN PCEG

Title	POWER-2:LINEAR POWER-2
-------	-------------------------------

Size A3	Document Number H55MXV
------------	----------------------------------

Date:	Wednesday, April 21, 2010	Sheet	42	of	50
-------	---------------------------	-------	----	----	----

Rev	
X00	




FOXCONN®

FOXCONN PCEG


Title
POWER-5:V_SMV_SM_VTT

Size A3 Document Number
H55MXV

Date: Wednesday, April 21, 2010 Sheet 43 of 50 Rev X00




+V_1.1_AXG




Intel Demo board 1.0

H_VID_DFGT_R_0	L
H_VID_DFGT_R_1	Floating
H_VID_DFGT_R_2	Floating
H_VID_DFGT_R_3	Floating
H_VID_DFGT_R_4	Floating
H_VID_DFGT_R_5	Floating
H_VID_DFGT_R_6	H
H_VID_DFGT_R_7	Floating



+V_1.1_AXG OUTPUT CAP




FOXCONN PCEG

Title: POWER-4:VAXG NCP5380


Size A3	Document Number H55MXV	Rev X00
Date: Wednesday, April 21, 2010	Sheet 45 of 50	

+V_1.1_VTT




Control VTT voltage 1.05V or 1.1V

1.1V VTT OUTPUT CAP



+V_1.1_VTT Enable Circuit

+V_1.1_VTT Enable Circuit




Enable Circuit for turn on/off Vcore




FOXCONN PCEG

Title		POWER-5:VTT
Size	Document Number	H55MXV
Date:	Friday, April 09, 2010	Sheet 46 of 50












XDP Connector - CPU



XDP Connector - PCH




Title			XDP
Size	A3	Document Number	H55MXV
Date:	Wednesday, April 21, 2010	Sheet	47 of 50



FOXCONN PCEG

Title		EMI
Size	Document Number	H55MXV
A3		Rev 500
Date:	Wednesday, April 21, 2010	Sheet 48 of 50

Ibex peak EDS 1.0														Ibex peak EDS 1.0													
Name	Type	Recommendations	Tolerance	Power Well	Default	Blink Capability	Default	Power Plane	During Reset4	Immediately after Reset4	S0/S1	S3	S4/S5	Name	Type	Recommendations	Tolerance	Power Well	Default	Blink Capability	Default	Power Plane	During Reset4	Immediately after Reset4	S0/S1	S3	S4/S5
GPIO0	I/O	Multiplexed with EMBUSY#.	3.3 V	Core	GP1	Yes	TBD							GPIO32	I/O	Unmultiplexed	3.3 V	Core	GPO	No	TBD	Core	High	High	Defined	Off	Off
GPIO1	I/O	Multiplexed with TACH1.	3.3 V	Core	GP1	Yes	TBD							GPIO33 (Strapping)	I/O	Multiplexed with HDA_DOCK_EN# (Mobile Only)	3.3 V	Core	GPO	No	TBD	Core	High	High	Defined	Off	Off
GPIO2	I/OD	Multiplexed with PIRQ[H:E]#	5 V	Core	GP1	Yes	TBD	Core	High-Z (Input)	High-Z (Input)	Defined	Off	Off	GPIO34	I/O	Multiplexed with STP_PCI#	3.3 V	Core	GPI	No	TBD	Core	High-Z (Input)	High-Z (Input)	Defined	Off	Off
GPIO3	I/OD	Multiplexed with PIRQ[H:E]#	5 V	Core	GP1	Yes	TBD							GPIO35	I/O	Multiplexed with SATACLKREQ#.	3.3 V	Core	GPO	No	TBD	Core	Low	Low	Defined	Off	Off
GPIO4	I/OD	Multiplexed with PIRQ[H:E]#	5 V	Core	GP1	Yes	TBD							GPIO 36	I/O	Multiplexed with SATA2GP.	3.3 V	Core	GPI	No	TBD						
GPIO5	I/OD	Multiplexed with PIRQ[H:E]#	5 V	Core	GP1	Yes	TBD							GPIO 37	I/O	Multiplexed with SATA3GP.	3.3 V	Core	GPI	No	TBD						
GPIO6	I/O	Multiplexed with TACH[3:2].	3.3 V	Core	GP1	Yes	TBD							GPIO38	I/O	Multiplexed with SLOAD.	3.3 V	Core	GPI	No	TBD	Core	High-Z (Input)	High-Z (Input)	Blinking	Off	Off
GPIO7	I/O	Multiplexed with TACH[3:2].	3.3 V	Core	GP1	Yes	TBD							GPIO39	I/O	Multiplexed with SDATAOUT0.	3.3 V	Core	GPI	No	TBD	Core	High-Z	High-Z	High-Z	Off	Off
GPIO8 (Strapping)	I/O	Unmultiplexed	3.3 V	Suspend	GPO	Yes	TBD	Suspend	High	High	Defined	Defined	Defined	GPIO40	I/O	Multiplexed with OC[4:1]#.	3.3 V	Suspend	Native	No	TBD						
GPIO9	I/O	Multiplexed with OC5#	3.3 V	Suspend	Native	Yes	TBD							GPIO41	I/O	Multiplexed with OC[4:1]#.	3.3 V	Suspend	Native	No	TBD						
GPIO10	I/O	Multiplexed with OC6#	3.3 V	Suspend	Native	Yes	TBD							GPIO42	I/O	Multiplexed with OC[4:1]#.	3.3 V	Suspend	Native	No	TBD						
GPIO11	I/O	Multiplexed with SNEALERT#.	3.3 V	Suspend	Native	Yes	TBD							GPIO43	I/O	Multiplexed with OC[4:1]#.	3.3 V	Suspend	Native	No	TBD						
GPIO12	I/O	Multiplexed with LAN_PHY_PWR_CTRL. GPIO / Native functionality controlled via soft strap	3.3 V	Suspend	GPI	Yes	TBD	Suspend	Low	Low	Defined	Defined	Defined	GPIO44	I/O	Multiplexed with PCIECLKRQ5#	3.3V	Suspend	Native	No	TBD						
GPIO13	I/O	Multiplexed with HDA_DOCK_RST# (Mobile Only)	3.3 V	Suspend	GPI	Yes	TBD	Suspend	Low	Low	Defined	Defined	Defined	GPIO45	I/O	Multiplexed with PCIECLKRQ6#	3.3V	Suspend	Native	No	TBD						
GPIO14	I/O	Multiplexed with OC7#	3.3 V	Suspend	Native	Yes	TBD							GPIO46	I/O	Multiplexed with PCIECLKRQ7#	3.3V	Suspend	Native	No	TBD						
GPIO15 (Strapping)	I/O	Unmultiplexed	3.3 V	Suspend	GPO	Yes	TBD	Suspend	Low	Low	Defined	Defined	Defined	GPIO47	I/O	Multiplexed with PEG_A_CLKRQ#	3.3V	Suspend	Native	No	TBD						
GPIO16	I/O	Multiplexed with SATA4GP.	3.3 V	Core	GP1	Yes	TBD							GPIO48	I/O	Multiplexed with SDATAOUT1.	3.3 V	Core	GPI	No	TBD	Core	High-Z	High-Z	High-Z	Off	Off
GPIO17	I/O	Multiplexed with TACH0.	3.3 V	Core	GP1	Yes	TBD							GPIO49	I/O	Multiplexed with SATA5GP	3.3V	Core	GPI	No	TBD						
GPIO18	I/O	Multiplexed with PCIECLKRQ1#	3.3 V	Core	Native	Yes	TBD							GPIO50	I/O	Multiplexed with REQ1#.	5.0 V	Core	Native	No	TBD						
GPIO19	I/O	Multiplexed with SATA1GP	3.3 V	Core	GP1	Yes	TBD							GPIO51 (Strapping)	I/O	Multiplexed with GNT1#	3.3 V	Core	Native	No	TBD	Core	High	High	High	Off	Off
GPIO20	I/O	Multiplexed with PCIECLKRQ2#	3.3 V	Core	Native	Yes	TBD							GPIO52	I/O	Multiplexed with REQ2#.	5.0 V	Core	Native	No	TBD						
GPIO21	I/O	Multiplexed with SATA0GP	3.3 V	Core	GP1	Yes	TBD							GPIO53	I/O	Multiplexed with GNT2#	3.3 V	Core	Native	No	TBD	Core	High	High	High	Off	Off
GPIO22	I/O	Multiplexed with SLOCK	3.3 V	Core	GP1	Yes	TBD	Core	High-Z (Input)	High-Z (Input)	Defined	Off	Off	GPIO54	I/O	Multiplexed with REQ3#.	5.0 V	Core	Native	No	TBD						
GPIO23	I/O	Multiplexed with LDRQ1#.	3.3 V	Core	Native	Yes	TBD							GPIO55	I/O	Multiplexed with GNT3#	3.3 V	Core	Native	No	TBD	Core	High	High	High	Off	Off
GPIO24	I/O	Unmultiplexed NOTE: GPIO24 configuration register bits are not cleared by CF9h reset event.	3.3 V	Suspend	GPO	Yes	TBD	Suspend	Low	Low	Defined	Defined	Defined	GPIO56	I/O	Multiplexed with PEG_B_CLKRQ#	3.3 V	Suspend	Native	No	TBD						
GPIO25	I/O	Multiplexed with PCIECLKRQ3#	3.3 V	Suspend	Native	Yes	TBD							GPIO57	I/O	Unmultiplexed	3.3 V	Suspend	GPI	No	TBD	Suspend	High-Z (Input)	High-Z (Input)	Driven	Driven	Driven
GPIO26	I/O	Multiplexed with PCIECLKRQ4#	3.3 V	Suspend	Native	Yes	TBD							GPIO58	I/O	Multiplexed with SMLCLK	3.3 V	Suspend	Native	No	TBD	Suspend	High-Z	High-Z	Defined	Defined	Defined
GPIO27 (Strapping)	I/O	Unmultiplexed	3.3 V	Suspend	GPO	Yes	TBD	Suspend	Low	Low	Defined	Defined	Defined	GPIO59	I/O	Multiplexed with OC[0]#	3.3 V	Suspend	Native	No	TBD						
GPIO28	I/O	Unmultiplexed	3.3 V	Suspend	GPO	Yes	TBD	Suspend	Low	Low	Defined	Defined	Defined	GPIO60	I/O	Multiplexed with SML0ALERT#	3.3 V	Suspend	Native	No	TBD	Suspend	High-Z	High-Z12	Defined	Defined	Defined
GPIO29	I/O	Multiplexed with SLP_LAN#	3.3 V	Suspend	GP1	No	TBD	Suspend	High-Z	High-Z	High	Defined	Defined	GPIO61	I/O	Multiplexed with SUS_STAT#	3.3 V	Suspend	Native	No	TBD	Suspend	Low	High	High	Low	Low
GPIO30	I/O	Multiplexed with SUS_PWR_DN_ACK Desktop: Cannot be used for native function. Used as GPIO30 only. Mobile: Used as SUS_PWR_DN_ACK or GPIO30	3.3 V	Suspend	GP1	Yes	TBD	Suspend	High-Z (Input)	High-Z (Input)	Defined	Defined	Defined	GPIO62	I/O	Multiplexed with SUSCLK	3.3 V	Suspend	Native	No	TBD	Suspend	Low	Running			
GPIO31	I/O	Multiplexed with ACPRESENT	3.3 V	Suspend	GP1	Yes	TBD	Suspend	High-Z (Input)	High-Z (Input)	Defined	Defined	Defined	GPIO63	I/O	Multiplexed with SLP_S5#	3.3 V	Suspend	Native	No	TBD	Suspend	Low	High	High	High	Low3
														GPIO64	I/O	Multiplexed with CLKOUTFLEX0	3.3 V	Core	Native	No	H	Core	Running	Running	Running	Off	Off
														GPIO65 (Strapping)	I/O	Multiplexed with CLKOUTFLEX1	3.3 V	Core	Native	No	H	Core	Running	Running	Running	Off	Off
														GPIO66	I/O	Multiplexed with CLKOUTFLEX2	3.3 V	Core	Native	No	L	Core	Running	Running	Running	Off	Off
														GPIO67	I/O	Multiplexed with CLKOUTFLEX3	3.3 V	Core	Native	No	L	Core	Running	Running	Running	Off	Off
														GPIO72	I/O	Mobile: Multiplexed with BATLOW#. Desktop: Unmultiplexed	3.3 V	Suspend	Native	No	H	Suspend	High-Z (Input)	High-Z (Input)	Driven	Driven	Driven
														GPIO73	I/O	Multiplexed with PCIECLKRQ0#	3.3 V	Suspend	Native	No	H						
														GPIO74	I/O	Multiplexed with SML1ALERT#	3.3 V	Suspend	Native	No	H	Suspend	High-Z	High-Z	Defined	Defined	Defined
														GPIO75	I/O	Multiplexed with SML1DATA	3.3 V	Suspend	Native	No	H	Suspend	High-Z	High-Z	Defined	Defined	Defined
																											
														Title GPIO PIN													
														Size A3 Document Number H55MXV Rev B00													
														Date: Wednesday, April 21, 2010 Sheet 49 of 50													

Changelist:

- 1. LAN Power
- 2. change VGA HYSN and VYSN's buffer package type
- 3.change clr header/s pin definition
- 4. change IR/CIR to CIR/change PCIE_1X and COM2 'S Sybol name
- 5. change EC64 , EC65 and C371'S footprint
- 6. add C503 near Q52
- 7.connect SIO susc pin to SLP_S4#



Title			DDR3 CONN:CHB_2		
Size	Document Number				Rev
A3	H55MXV				500
Date:	Wednesday, April 21, 2010			Sheet	50 of 50